



_ remative Specification
Preliminary Specification
Approval Specification

# MODEL NO.: V420H2 SUFFIX: LE6

<b>Customer:</b>	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your cor signature and comments.	firmation with your

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	Peggi Chiu

Version 1.0 Date: 7 Sept. 2010





### **CONTENTS**

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 FEATURES	4
1.3 APPLICATION	4
1.4 GENERAL SPECIFICATIONS	4
1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS	
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
2.2 PACKAGE STORAGE	
2.3 ELECTRICAL ABSOLUTE RATINGS	
3. ELECTRICAL CHARACTERISTICS	
3.1 TFT LCD MODULE	
3.2 BACKLIGHT CONVERTER UNIT	
4. BLOCK DIAGRAM OF INTERFACE	
4.1 TFT LCD MODULE	
5. INTERFACE PIN CONNECTION	
5.1 TFT LCD MODULE	
5.2 BACKLIGHT UNIT	18
5.3 CONVERTER UNIT	•
5.4 BLOCK DIAGRAM OF INTERFACE	
5.5 LVDS INTERFACE	
5.6 COLOR DATA INPUT ASSIGNMENT	
6. INTERFACE TIMING	25
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	
6.2 POWER ON/OFF	
7. OPTICAL CHARACTERISTICS	29
7.1 TEST CONDITIONS	29
7.2 OPTICAL SPECIFICATIONS	30
8. DEFINITION OF LABELS	
8.1 CMO MODULE LABEL	
9. PACKAGING	
9.1 PACKING SPECIFICATIONS	
9.2 PACKING METHOD	
10. INTERNATIONAL STANDARD	
10.1 SAFETY	_
10.2 EMC	
11. PRECAUTIONS	
11.1 ASSEMBLY AND HANDLING PRECAUTIONS	
11.2 SAFETY PRECAUTIONS	
12. MECHANICAL CHARACTERISTICS	38





### REVISION HISTORY

Ver. 1.0 Sep		Page(New)	Section	Description
	ot. 7, 2010	All	All	Description  The specification was first issued.

Version 1.0 3 Date: 7 Sept. 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

V420H2- LE6 is a 42" TFT Liquid Crystal Display module with LED Backlight and 4ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 1.07G colors (8-bit+ FRC). The converter module for backlight is built-in.

#### **1.2 FEATURES**

- -High brightness (450 nits)
- Ultra-high contrast ratio (6000:1)
- Faster response time (gray to gray average 6.0 ms)
- High color saturation NTSC 72% (72%)
- Ultra wide viewing angle : 176(H)/176(V) (CR  $\!\!\ge\!\!20)$  with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Low color shift function

#### 1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

#### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24 (H) x 523.26 (V) (42" diagonal)	mm	(1)
Bezel Opening Area	937.24 (H) x 530.26 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch (Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	1.07G	color	
Display Operation Mode	Transmissive mode / Normally Black	-	
Surface Treatment	Anti-Glare Coating (Haze 11%)	_	
January Hadamork	Hard Coating (3H)		

#### 1.5 MECHANICAL SPECIFICATIONS

I	tem	Min.	Тур.	Max.	Unit	Note
Module Size	Horizontal(H)	-	968.4	-	mm	(1)
	Vertical(V)	-	564	-	mm	(1)
	Depth(D)	-	10.8	-	mm	
	Depth(D)	24.6	22.8	26.6	mm	To converter cover
Weight			8070			

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Version 1.0 4 Date: 7 Sept. 2010





### 2. ABSOLUTE MAXIMUM RATINGS


#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Oill		
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	50	°C	(1), (2)	
Shock (Non-Operating)	S <sub>NOP</sub>	-	50	G	(3), (5)	
Vibration (Non-Operating)	$V_{NOP}$	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Version 1.0 5 Date: 7 Sept. 2010





### 2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

### 2.3 ELECTRICAL ABSOLUTE RATINGS

#### 2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	Vcc	-0.3	13.5	V	
Logic Input Voltage	VIN	-0.3	3.6	V	

#### 2.3.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Light Bar Voltage	V <sub>W</sub>	Ta = 25 ℃	-	-	60	$V_{DC}$	
Converter Input Voltage	$V_{BL}$	-	0	-	30	<b>V</b>	
Control Signal Level	-	-	-0.3	<b>/</b> -	7	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control.

Version 1.0 6 Date: 7 Sept. 2010





### 3. ELECTRICAL CHARACTERISTICS


### 3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 

	,								
	Parameter		Cumbal		Value	Unit	Note		
	Param	eter	Symbol	Min.	Тур.	Max.	Unit	Note	
Power Su	oply Voltage		V <sub>CC</sub>	10.8	12	13.2 V		(1)	
Rush Curr	ent		I <sub>RUSH</sub>	_	_	4.7	Α	(2)	
Power cor	sumption		P <sub>T</sub>	_	_	_		(3)	
		White Pattern	_	_	1.32	-	Α		
Power Supply Current H		Horizontal Stripe	_	_	1.75		А	(4)	
		Black Pattern	_	_	1.03		Α		
		Differential Input High Threshold Voltage		+100	1	<u> </u>	mV		
	Differential I	Differential Input Low Threshold Voltage		-		-100	mV		
LVDS interface		Common Input Voltage		1.0	1.2	1.4	V	(5)	
interrace	Differential in (single-end)	Differential input voltage (single-end)		200	_	600	mV		
		Terminating Resistor			100	_	ohm		
CMIS	Input High T	hreshold Voltage	V <sub>IH</sub>	2.7	_	3.3	V		
interface	Input Low Th	reshold Voltage	V <sub>IL</sub>	0	_	0.7	V		

Note (1) The module should be always operated within the above ranges.


Note (2) Measurement condition:








### Vcc rising time is 470us




Note (3) The Specified Power consumption is under XXX pattern.

Note (4) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, f<sub>v</sub> = 120 Hz, whereas a power dissipation check pattern below is displayed.





Note (4) The LVDS input characteristics are as follows:



Version 1.0 9 Date: 7 Sept. 2010





### 3.2 BACKLIGHT CONVERTER UNIT

### **3.2.1 LED LIGHT BAR CHARACTERISTICS** (Ta = $25 \pm 2$ °C)

The backlight unit contains 4pcs light bar.

Parameter	Symbol		Value	Unit	Note	
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note
Total Current (4 String)	If	-	320	339.2	mA	
One String Current	ΙL	-	80	84.8	mA	
LED Forward Voltage	$V_{f}$	2.8	3.1	3.4	$V_{DC}$	I <sub>L</sub> =80mA
One String Voltage	$V_{W}$	44.8	-	54.4	$V_{DC}$	I <sub>L</sub> =80mA
One String Voltage Variation	$\triangle V_W$	-	-	2	V	
Life time	-	30,000	-	-	Hrs	(1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta =  $25\pm2^{\circ}$ C, I<sub>L</sub> =80mA.

### **3.2.2 CONVERTER CHARACTERISTICS** (Ta = $25 \pm 2$ °C)

Parameter	Symbol		Value		Unit	Note
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note
Power Consumption	$P_BL$	ı	70.8	81.6	W	(1),(2) IL = 80 mA
Converter Input Voltage	$V_{BL}$	22.8	24	25.2	$V_{DC}$	
Converter Input Current	$I_{BL}$	-	2.95	3.4	Α	Non Dimming
Input Inrush Current	-	-	-	4.6	Apeak	V <sub>BL</sub> =24V, (IL=typ.) (3)
Dimming Frequency	F <sub>B</sub>	150	160	170	Hz	
Minimum Duty Ratio	D <sub>MIN</sub>	5	10	-	%	(4)

Note (1) The power supply capacity should be higher than the total converter power consumption P<sub>BL</sub>. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.

Note (2) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average LED current 84.8 mA and lighting 1 hour later.

Note (3) The duration of rush current is about 30ms.

Note (4) 5% minimum duty ratio is only valid for electrical operation.





Global LCD Panel Exchange Center

### PRODUCT SPECIFICATION

### 3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Downwater		Cymala al	Test		Value		Unit	Note
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On Off Control Voltage	ON	VBLON	_	2.0	_	5.0	V	
On/Off Control Voltage	OFF	VBLOIN	_	0	_	0.8	V	
External PWM Control	НІ		_	2.0	_	5.25	V	Duty on (F)
Voltage	LO	VEPWM	_	0	_	0.8	V	Duty off (5)
Error Signal		ERR	ı	_	-	-		Abnormal: Open collector Normal: GND (4)
VBL Rising Time		Tr1	_	30		-	ms	10%-90%V <sub>BL</sub>
Control Signal Rising Tim	e	Tr	_	_	(-)	100	ms	
Control Signal Falling Tin	ne	Tf	-	-	) –	100	ms	
PWM Signal Rising Time		TPWMR	70	_	_	50	us	
PWM Signal Falling Time	:	TPWMF		) –	_	50	us	
Input Impedance		Rin		1	_	_	ΜΩ	
PWM Delay Time		TPWM	_	100	_	_	ms	
DI ON Delse Time		T <sub>on</sub>	_	300	_	_	ms	
BLON Delay Time		T <sub>on1</sub>	_	300	_	_	ms	
BLON Off Time	\	Toff	_	300	_	_	ms	

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence:  $VBL \rightarrow PWM \text{ signal} \rightarrow BLON$ 

Turn OFF sequence: BLOFF → PWM signal → VBL

Note (4) When converter protective function is triggered, ERR will output open collector status.

Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2.







Fig. 1








### 4. BLOCK DIAGRAM OF INTERFACE

#### 4.1 TFT LCD MODULE



Version 1.0 13 Date: 7 Sept. 2010





### 5. INTERFACE PIN CONNECTION

#### **5.1 TFT LCD MODULE**

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	(1)
4	N.C.	No Connection	(1)
5	N.C.	No Connection	(1)
6	N.C.	No Connection	(1)
7	SELLVDS	LVDS Data Format Selection	(2)
8	N.C.	No Connection	(1)
9	N.C.	No Connection	(1)
10	N.C.	No Connection	(1)
11	GND	Ground	
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0	
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0	
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair I 2	
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2	
18	GND	Ground	
19	CH1CLK-	First pixel Negative LVDS differential clock input.	
20	CH1CLK+	First pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3	
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4	
26	N.C.	No Connection	(1)
27	N.C.	No Connection	(1)
28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	





29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	N.C.	No Connection	(1)
43	N.C.	No Connection	(1)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	vcc	+12V power supply	
51	vcc	+12V power supply	

Note (1) LVDS connector pin order defined as follows

### CNF2 Connector Pin Assignment (FI-RE41S-HF (JAE) or equivalent )

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	(1)
4	N.C.	No Connection	(1)
5	N.C.	No Connection	(1)





6	N.C.	No Connection	(1)
7	N.C.	No Connection	(1)
8	N.C.	No Connection	(1)
9	GND	Ground	
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0	
11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0	
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2	
16	GND	Ground	
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3	
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4	
24	N.C.	No Connection	(1)
25	N.C.	No Connection	(1)
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0	
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	
31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	
32	GND	Ground	
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	
35	GND	Ground	
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	
		L	

Version 1.0 Date: 7 Sept. 2010 16





Global LCD Panel Exchange Center


# PRODUCT SPECIFICATION

37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	
38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
40	N.C.	No Connection	(1)
41	N.C.	No Connection	(1)

Note (1) Reserved for internal use. Please leave it open.

Note (2) High=connect to +3.3V: JEIDA Format ; Low= connect to GND or Open: VESA Format.

Note (3)Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement as below.



Note (4) LVDS 4-port Data Mapping

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920





Global LCD Panel Exchange Center

### PRODUCT SPECIFICATION

### **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and leader wire is shown in the table below.

N2-CN7 (Housing): 51281-0994 (Molex) or equivalent

Pin No.	Symbol	Description
1	VLED	Dogitive of LED String
2	VLED	Positive of LED String
3	NC	
4	NC	No Connection
5	NC	No Connection
6	NC	
7	VLED1-	
8	VLED2-	Negative of LED String
9	VLED3-	Negative of LED String
10	VLED4-	

Note (1) The backlight interface housing for high voltage side is a model 51281-0994, manufactured by Molex or equivalent. The mating header on converter part number is 51281-09

#### **5.3 CONVERTER UNIT**

CN1(Header): CI0114M1HR0-LF (CvilLux) or equivalent

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	ERR	Normal (GND) Abnormal (Open collector)
12	BLON	BL ON/OFF
13	NC	NC
14	E_PWM	External PWM Control

Notice#1. If Pin14 is open, E\_PWM is 100% duty.






 $\mbox{CN2} \sim \mbox{CN5}$  : 51281-1094 (Molex) or E&T 7083K-F10N-00L

Pin №	Symbol	Feature
1	VLED+	Positive of LED String
2	VLED+	
3	NC	
4	NC	No Connection
5	NC	No Connection
6	NC	
7	VLED1-	
8	VLED2-	Negative of LED String
9	VLED3-	Negative of LED Stillig
10	VLED4-	





### **5.4 BLOCK DIAGRAM OF INTERFACE**



Version 1.0 20 Date: 7 Sept. 2010





AR0~AR9: First pixel R data

AG0~AG9: First pixel G data

AB0~AB9: First pixel B data

BR0~BR9: Second pixel R data

BG0~BG9: Second pixel G data

BB0~BB9: Second pixel B data

DE: Data enable signal DCLK: Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9: Third pixel R data

CG0~CG9: Third pixel G data

CB0~CB9: Third pixel B data

DR0~DR9: Fourth pixel R data

DG0~DG9: Fourth pixel G data

DB0~DB9: Fourth pixel B data

Note (1) A ~ D channel are first, second, third and fourth pixel respectively.

Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.




Global LCD Panel Exchange Center

### PRODUCT SPECIFICATION

#### **5.5 LVDS INTERFACE**

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H



AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)

AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

RSV: Reserved

Version 1.0 22 Date: 7 Sept. 2010



### **5.6 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color

															I	Data	Sig	nal													
	Color					R	ed									Gre	en									В	lue				
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	В8	В7	В6	В5	В4	ВЗ	B2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale	:			:	:	:	:	:	:	:	:	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:			:	:	:	:	:	:		i.			:	:	:	:	:	:	:	:	;	:	:	:	:	:	:	:	:	:
Of	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
Red	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0 <	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Gray	:	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	i i	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Green (1021)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
Green	Green (1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	C
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
O	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	(
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1

Version 1.0 23 Date: 7 Sept. 2010





	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Į	 																														

Note (1) 0: Low Level Voltage, 1: High Level Voltage





### **6. INTERFACE TIMING**

#### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F <sub>clkin</sub> (=1/TC)	60	74.25	80	MHz	
LVDS Receiver	Input cycle to cycle jitter	T <sub>rcl</sub>	-	-	200	ps	(3)
Clock	Spread spectrum modulation range	Fclkin_mo	F <sub>clkin</sub> -2%	-	F <sub>clkin</sub> +2%	MHz	(4)
	Spread spectrum modulation frequency	F <sub>SSM</sub>	-	-	200	KHz	(4)
LVDS	Setup Time	Tlvsu	600	-	-	ps	
Receiver Data	Hold Time	Tlvhd	600		-	ps	(5)
	Frame Rate	F <sub>r5</sub>	-	100	-	Hz	(6)
Vertical	Traine Nate	F <sub>r6</sub>	-	120	-	Hz	(0)
Active Display	Total	Tv	1090	1125	1395	Th	Tv=Tvd+Tv b
Term	Display	Tvd	1080	1080	1080	Th	_
	Blank	Tvb	10	45	315	Th	_
Horizontal Active	Total	Th	520	550	670	Тс	Th=Thd+T hb
Display	Display	Thd	480	480	480	Тс	_
Term	Blank	Thb	40	70	190	Tc	_

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note (2) Please make sure the range of pixel clock has follow the below equation:


$$Fclkin(max) \ge Fr_6 \times Tv \times Th$$


 $Fr_5 \times Tv \times Th \ge Fclkin(min)$ 






### INPUT SIGNAL TIMING DIAGRAM





Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I  $T_1 - TI$ 








Global LCD Panel Exchange Center


# PRODUCT SPECIFICATION

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

### LVDS RECEIVER INTERFACE TIMING DIAGRAM



Note (6) (ODSEL) = H/L or open for 100/120Hz frame rate. Please refer to 5.1 for detail information.






### **6.2 POWER ON/OFF SEQUENCE**

 $(Ta = 25 \pm 2 \, ^{\circ}C)$ 

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.






### 7. OPTICAL CHARACTERISTICS

#### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	оС			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	VCC	12	V			
Input Signal	According to typical va	alue in "3. ELECTRICAL (	CHARACTERISTICS"			
LED Current	IL	80±4.8	mA			
Vertical Frame Rate	Fr	120	Hz			

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.







### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.


Į:	tem	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		4200	6000	-	-	Note (2)	
Response Tim	е	Gray to gray		-	(6.0)	(12)	ms	Note (3)	
Center Lumina	ance of White	LC		350	450		cd/m <sup>2</sup>	Note (4)	
White Variation	า	δW		-	-	1.3	-	Note (6)	
Cross Talk		СТ		-	-	4	%	Note (5)	
	D. J	Rx			(0.644)		-		
	Red	Ry	θx=0°, θy =0° Viewing angle		(0.331)		-		
	0	Gx	at normal direction		(0.297)		-		
	Green	Gy		Тур. –	(0.618)	Typ+ 0.03	-		
Color Chromaticity	D.	Вх		0.03	(0.147)		-	-	
Cilionialicity	Blue	Ву			(0.054)		-		
	NA // - /	Wx			0.280		-		
	White	Wy			0.290		-		
	Color Gamut	C.G			72	ı	%	NTSC	
		θ <b>x</b> +		80	88	ı			
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Horizontal	θх-	00.00	80	88	-		<b>N</b> ( (4)	
Viewing Angle		θΥ+	CR≥20	80	88	Deg.		Note (1)	
	Vertical	θΥ-		80	88	-			

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80.








Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) =  $\frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$ 

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Note (4) Definition of Luminance of White (L<sub>C</sub>):

Measure the luminance of gray level 1023. at center point and 5 points

 $L_C = L$  (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).

Version 1.0 31 Date: 7 Sept. 2010






Note (5) Definition of Cross Talk (CT):


$$\mathsf{CT} = |\ \mathsf{YB} - \mathsf{YA}\ |\ /\ \mathsf{YA} \times \mathsf{100}\ (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)






Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 1023 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$ 



Version 1.0 32 Date: 7 Sept. 2010







### 8. DEFINITION OF LABELS

#### 8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V420H2-LE6
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 2001=1, 2002=2, 2003=3, 2004=4....2010=0, 2011=1, 2012=2....

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.





Global LCD Panel Exchange Center

### PRODUCT SPECIFICATION

### 9. PACKAGING

#### 9.1 PACKING SPECIFICATIONS

- (1) 5 LCD TV modules / 1 Box
- (2) Box dimensions: 1085(L)x296(W)x653(H)mm
- (3) Weight: Approx. 44 Kg(5 modules per carton)

### 9.2 PACKING METHOD





Figure.9-1 packing method







### Air Transportation




Figure.9-2 packing method





### 10. International Standard

#### 10.1 Safety

- (1) UL 60950-1, UL 60065: Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1:2005, IEC 60065:2001+ A1:2005; Standard for Safety of International Electrotechnical Commission.
- (3) EN 60950:2006+ A11:2009, EN60065:2002 + A1:2006 + A11:2008; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

#### 10.2 EMC

- (1) ANSI C63.4 Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHZ. " Anerican National standards Institute(ANSI)
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. " International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. "European Committee for Electortechnical Standardization.(CENELEC)



### 11. PRECAUTIONS

#### 11.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED light bar will be higher than that of room temperature.

#### 11.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the converter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.





### 12. MECHANICAL CHARACTERISTICS

